Abstract. Graph coloring is the dominant paradigm for global register allocation [8, 7, 4] . Coloring allocators use an interference graph, Z, to model conflicts that prevent two values from sharing a register. Nodes in 2: represent live ranges. An edge between two nodes indicates that they are simultaneously live azld, thus, cannot share a register. The allocator tries to construct a k-coloring of 2:, for k equal to the number of registers on the target machine. If it succeeds, it maps the colors onto the machine registers to produce an allocation. Unfortunately, it may not discover a k-coloring. In that case, it sp///s some live ranges by saving their values to memory. Early coloring allocators spilled live ranges completely -at each definition and use. This approach often introduces more spill code than necessary. This paper presents a global approach that avoids some spill code by splitting the live range, breaking it into smaller pieces.
spill code by splitting the live range, breaking it into smaller pieces.
We are not the first to study this problem. Bergner et M. describe a heuristic called interference region spilling that reduces the amount of code needed to spill a live range [1] . Briggs experimented with an aggressive form of live range splitting; he saw mixed results [3, see Chapter 6] . This paper presents a passive form of live range splitting that uses splitting as an alternative to spilling. The allocator finds regions where splitting breaks the interferences that cause a spill; it uses estimated costs to choose between splitting the live range and spilling it. We present experimental evidence that this technique is effective. We have seen reductions in the amount of dynamic spill overhead as high as 78% for non-trivial routines. Our technique can easily be coupled with Bergner's to create an allocator that makes a cost-based choice between splitting, interference region spilling, and spilling completely for each spilled live range.
to discover a k-coloring of I ; that is, an assignment of k colors to the nodes of Z in such a way that, no adjacent nodes have the same color. If it can find a k-coloring, for k equal to the number of registers on the target machine, it can map the colors into registers and its task is done. If, however, it cannot discover such a coloring, it selects one or more live ranges to store in memory, or spill. It inserts code to spill those live ranges and tries to color the interference graph for the resulting, modified procedure.
Chaitin's basic scheme has been improved by other authors. Briggs e t a / . describe variations on the coloring heuristic that increase the number of live ranges that can be colored [4, 5] . Bernstein et al. showed that different heuristics for choosing spill candidates can improve the results [2] . These modifications have reduced the cost of spilling, but they have not eliminated it. The remaining problem is not a poor coloring heuristic; these routines have regions where they need more registers than the hardware provides.
Once it chooses a live range to spill, Chaitin's allocator spills that value everywhere. It places a STORE instruction after each definition of the value and a L O A D instruction before each use of the value. Local heuristics can reduce the number of spill instructions inserted into a single basic block [7, 2] . These methods eliminate some redundant spill instructions in a block that contains several references to the spilled value. They do nothing for problems that arise across multiple blocks.
Bergner et al. introduced a global technique for reducing spill code that they called interference region spilling [1] . Rather than spill the live range everywhere, their method chooses a color for it and only spills it in areas where that color is unavailable. The allocator picks a color for the spilled live range by estimating the costs that would be incurred for each color; it selects the color with the smallest estimated cost.
In this paper, we present another global method for reducing spill code, called live range splitting. Chaitin-style allocators use maximal-length live ranges as the basic unit of allocation. It has long been recognized that breaking a live range into smaller pieces may allow some, or all, of the resulting pieces to be colored [13, 9] . Chow used this observation in his priority-based coloring scheme; when his allocator encountered a live range that could not be kept in a register, it broke it into smaller pieces. Briggs experimented with an aggressive form of live range splitting in his Chaitin-style allocator [3, Chapter 6] . His algorithm aggressive split many long live ranges before it tried to color the graph; he added several mechanisms to the allocator that could recombine the smaller pieces when doing so would not cause a spill. The method produced both large gains and large losses; sometimes, it aggressively inserted splits that were both unneeded and beyond its power to remove.
Our approach overcomes this difficulty by being passive. It only considers splitting a live range l after l has been selected for spilling. To spht l, it looks for a color where splitting will succeed -that is, either all live ranges of that color can be split around l, or 1 can be split around all live ranges of that color. If such a color exists, and the estimated cost of splitting is less than the cost of spilling l, our method will split rather than spill. Because it compares the estimated cost of splitting and spilling, this method can easily be combined with Bergner's method. The resulting allocator would use cost estimates to choose between live range splitting, interference region spilling, and complete spilling for each live range that must be spilled.
E x a m p l e
To understand the benefits of live range splitting, consider the code on the left side of Figure 1 . If only one register is available, then the allocator must spill one of/1 or 12. The "spill everywhere" method would place spill code inside one of the loops. Assume that the spilling heuristic chose 12; the middle column shows the result of spilling 12 entirely. Notice that a LOAD instruction gets inserted into the loop. A second problem with this choice is that the two small live ranges that result from spilling still interfere with ll. The next round of spilling will still need to address the underlying problem; in a spill-everywhere scheme, 1i will be spilled. Splitting 11 across 12, shown in the right column, produces a much better result. All the spills occur outside the loop. To split 11 across 12, we insert a STORE for 11 before each definition of 12, and a LOAD of ll after each death of 12.
Normally, a live range dies after its last use. The exception occurs in the presence of control-flow -the flow may branch to one path where a value is live and to another path where the value is dead. Intuitively, the death occurs along the second edge. In our example, l~ dies along the edge that exits the first loop, so we insert a LOAD for 11 in the successor block.
Splitting in this way lets us allocate ll and 12 to the same register, without inserting spill code inside the loop. In the example, ll is split across 12 Because our live range splitting procedure extends a Briggs-style allocator, we will begin with an overview of that allocator. Figure 2 shows a flow chart of a Briggs-style allocator [4] . It is composed of seven major phases:
R e n u m b e r The symbolic, or virtual, registers in the routine are renamed to create live ranges. A live range is a collection of definitions that reach a common use. Briggs accomplishes this by converting the routine to pruned static single assignment form [12] and then combining all names mentioned in each C-node. B u i l d The interference graph, Z, contains a node for each live range and an edge between each pair of live ranges that are simultaneously live. Z is represented by both a triangular bit matrix and a collection of adjacency lists. We build Z by traversing the instructions in the routine; at each definition, we add an edge between the defined name and all live ranges that are currently live. Coalesce If the source and destination of a copy do not otherwise interfere, the two live ranges can be assigned the same register, and the copy can be removed. When two live ranges are coalesced, we add an edge between the new live range and each neighbor of the two live ranges. This approach may be overly conservative, so we repeat the build and coalesce phases until no more coalescing is possible. Spill costs We estimate the cost of spilling each live range by counting the instructions (weighted by instruction cost and by loop nesting depth) required to spill that live range. The effect of any local heuristic to reduce the number of LOADs is included in the estimated spill cost for each live range. S i m p l i f y Coloring is a two step process. During the first phase, we repeatedly remove a node with degree less than k from Z, and push it onto the coloring stack. If the process reaches a point where no such node exists, a live range is chosen heuristically to be a spill candidate. Simplify pushes the spill candidate onto the stack, and optimistically hopes that it can receive a color during the select phase. 3
Select We repeatedly pop a live range from the coloring stack, insert it back into the interference graph, and assign it a color different from those of its neighbors. If no color is available, the live range is left uncolored and marked for spilling. An uncolored live range is always one of the spill candidates chosen by simplify [4, 5] . If we are able to assign a color to every live range, this corresponds to a valid allocation, and the algorithm terminates. To capture this knowledge, we introduce the containment graph (C), a directed analog of the interference graph (2:). Nodes in C represent live ranges. An edge from lj to l~ in C indicates that li is live at a definition or use of lj. We represent C with a square bit matrix. It is twice as large as the triangular bit matrix used to represent E; our method does not need adjacency lists for C. Figure 3 shows some examples that illustrate the utility of the containment graph. The left column depicts the situation from Figure 1 The fourth case, where (li, lj) ~ C and (lj, l~) ~ C, would imply that (l~, lj) ¢ Z, which contradicts our premise. Figure 4 shows the algorithm for building C; it is similar to the algorithm for building the interference graph. For clarity, we describe the algorithm as if it must build both graphs separately and at different times. The implementor might elect to build just the bit-matrix for C; the allocator could consult C twice to infer the entry in E.
The primary drawback to using C is the space required to hold the bit-matrix. Two different facts should moderate this problem.
1. g contains all the information found in 27. Thus, we do not need the lowertriangular bit-matrix form of Z. If the edge (li, tj) • 27, then one or both of (li, b) and (lj, li) must be in C.
2. A bit matrix may be space inefficient for C. A recent study of techniques for building interference graphs showed that a closed hash table implementation can use less space for sufficiently large graphs [11] . C should reach that threshold in half the time.
These suggestions should reduce the space impact of building C rather than 27. 
Computing Split Costs and Inserting Split Code
The containment graph tells the allocator when it is possible to split one live range across another. The next step is to determine when this splitting is profitable. Estimating the cost of splitting is similar to estimating spill costs. We compute the number of LOAD and STORE instructions required to split across each live range. Spilling a live range requires a STOrtg before each definition and a LOAD after each death. Definitions are easy to identify; deaths require a bit more effort. We can traverse the instructions in each block in reverse order and follow the effect that each instruction has on the live set. Initially, the live set is the liveOut set for the block. At each instruction, we remove any defined live ranges and add any used live ranges. When a live range, l, is added to the set for the first time, we have identified a death of l. Deaths can also occur at branch points in the control-flow graph. The example in Figure 5 illustrates how this can happen. The live range is defined in block B1 and used in B3. Clearly, the use in B3 is a death, but the value also dies if flow of control transfers from B1 to B2. In this situation, we think of the death as occurring along the edge.
Formally, the set of live ranges that die along an edge (i, j) is liveOuti -liveInj.
Fig. 5. Death along an edge in the CFG
The algorithm is shown in Figure 6 . The range array keeps an estimate of the number of LOADs and STOREs required to split around each live range. The estimates are weighted by nesting depth. When we choose a color to split around the live range, we multiply these estimates by the cost of each instruction. Once we have selected which live ranges to split (see Section 5), we must insert the necessary LOAD and STORE instructions. The routine to insert the split code follows exactly the same logic as the cost calculation, except that it inserts the code for any live ranges marked for splitting. Whenever we encounter a death of a live range, l, we insert a LOAD for any live range that is split around I. Similarly, when we encounter a definition of l, we insert a STOaE instruction for any live range that is split around 1.
F i n d i n g a Color
The previous sections explained how we determine if one live range can be split around another and how we estimate the cost of splitting around each live range.
When a live range, l, is chosen for spilling during the select phase, we a t t e m p t to split one or more live ranges across 1. The goal is to find a color which can be made available to hold t. We group all the neighbors of I by color and look for a color such that all the neighbors can be split across 1. We total the cost of splitting each neighbor. 5 We also check for a color where l can be split across all those neighbors. If a color is found whose split cost is less than the cost of spilling 1 entirely, we assign I that color and record which live ranges will be split around 1 (or which live ranges to split l around). Figure 7 shows the algorithm used to find a color. The findColor routine will be called from select whenever a live range, l, is chosen for spilling. We look for a color to assign 1 by splitting. First we try to split the color around I, then we try to split 1 around the color. At each point, we keep track of the color with the smallest estimated cost. If a color is found for l, we assign it to colors [l] so that other neighbors of l colored later will not receive that color.
To see how this process works, consider the example in Figure 1 . First, assume that 11 is removed from the stack and assigned a color, c. When t2 is removed from the stack, it cannot receive a color, so we search for a color to split around 12. The color c is assigned to neighbor 11, and there is no edge (11, 12) E C, so splitting is possible. Since the cost of the split is less than the cost of spilling 12 entirely, we choose color c for 12.
In the alternative scenario, 12 is removed from the stack before 11. When 11 is removed from the stack, it cannot receive a color so we search for color to split around 11 and for a color to split 11 around. We will discover that ll can be split around the color of 12. In other words, our algorithm will split 11 around 12 regardless of which live range is assigned a color first.
For normal live ranges, this is the cost of a STORE instruction before each definition and a LOAD instruction after each death. However, if a live range is rematerializable [5] , we need only restore its value after each death. 
Experiments
To assess the impact of our technique, we have implemented it in our experimental Fortran compiler. The compiler is centered around our intermediate language, called ILOC (pronounced "eye-lock" ). ILOC is a pseudo-assembly language for a RIsc machine with an arbitrary number of symbolic registers. LOAD and STOaE operations are provided to access memory, and all computations operate on symbolic registers. The front end translates Fortran into ILOC. The optimizer transforms the ILOC and hands the results to the register allocator. The back end produces code instrumented to count the number of spill instructions executed. Our initial interest in this problem arose from several studies in which we examined code that resulted from automatic application of aggressive program G It could be built earlier. We build it here to avoid the extra space overhead during the build~coalesce loop. Since coalescing shrinks the interference graph, this reduces the space requirements for the containment graph. transformations [10, 6, 14] . As these techniques become more widely applied, compilers will need to deal with their consequences. For this study, we focused on routines from the program wave5 in the SPEC95 benchmark suite. These routines had been transformed by the insertion of advisory prefetch instructions intended to improve cache behavior [14] . The transformations increased register pressure to the point where spilling was a recognizable performance problem, even on a machine with thirty-two integer and thirty-two floating-point registers. Table 1 shows t h e results of our experiment. The Briggs column shows the number of spill instructions executed when the code is allocated using the Briggsstyle allocator. Our version of the Briggs-style allocator includes optimistic coloring, rematerialization, and biased coloring [4, 5] . The Splits column shows the spill code executed using our splitting allocator. The Bergner column shows how Bergner et a/.'s interference region spilling performs on the same code.
In some cases, splitting produces a drastic reduction in the number of operations introduced for spilling. We reduced the spill overhead of v s l v l p and parmvr by 78.73% and 67.94%, respectively. The improvement in field is the largest in absolute terms. For the pdiag routine, we reduced the dynamic spill overhead by 100%. This does not mean that we removed all the spill code from the routine; we simply placed the spill code on paths that were not exercised by this set of input data.
Unfortunately, we did see an increase in the amount of spill code for two routines. Two situations can produce this problem. First, the estimated spill costs may not accurately reflect the true cost at run time. This is the case for both the r a d f 5 and putb routines in our test. Second, spill decisions change the problem seen by subsequent passes of the allocator. This can produce significantly different allocations. In other words, when we cycle around the main loop in Figure 2 or 8, we insert different spill code. Therefore, the next attempt at coloring will have a different interference graph.
Comparing splitting against interference region spilling, it is clear that each technique has its strengths. Splitting outperforms IR spilling on f i e l d and v s l v l p , while Ia spilling wins on smooth. We believe that the two techniques are complimentary; an allocator that trades off the cost of splitting against the cost of IR spilling should produce the better code for each example, moderated, of course, by the fact that the comparison is based on estimated costs rather than actual costs.
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S u m m a r y a n d C o n c l u s i o n s
Global techniques for the reduction of spill code can reduce the number of memory operations introduced by the register allocator. The potential for live range splitting to reduce spill code has long been recognized; the details of how to implement it in a Chaitin-style register allocator have not. In this paper, we showed that a relatively passive approach to splitting can produce dramatic positive results. The technique is easy to add to an existing Briggs-style allocator. Because our splitting algorithm chooses between splitting and spilling on the basis of costs, it can be combined with Bergner's interference region spilling to create an allocator that captures the improvements of both techniques.
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